Mark Stephenson
Mark Stephenson
NVIDIA Research
Dirección de correo verificada de alum.mit.edu - Página principal
Título
Citado por
Citado por
Año
Bidwidth analysis with application to silicon compilation
M Stephenson, J Babb, S Amarasinghe
ACM SIGPLAN Notices 35 (5), 108-120, 2000
3192000
Meta optimization: Improving compiler heuristics with machine learning
M Stephenson, S Amarasinghe, M Martin, UM O'Reilly
ACM sigplan notices 38 (5), 77-90, 2003
3022003
Predicting unroll factors using supervised classification
M Stephenson, S Amarasinghe
International symposium on code generation and optimization, 123-134, 2005
1892005
Page placement strategies for GPUs within heterogeneous memory systems
N Agarwal, D Nellans, M Stephenson, M O'Connor, SW Keckler
Proceedings of the Twentieth International Conference on Architectural …, 2015
1152015
Flexible Software Profiling of GPU Architectures
M Stephenson, SKS Hari, Y Lee, E Ebrahimi, DR Johnson, D Nellans, ...
International Symposium on Computer Architecture (ISCA), 2015
792015
Towards high performance paged memory for GPUs
T Zheng, D Nellans, A Zulfiqar, M Stephenson, SW Keckler
2016 IEEE International Symposium on High Performance Computer Architecture …, 2016
722016
Sassifi: An architecture-level fault injection tool for gpu application resilience evaluation
SKS Hari, T Tsai, M Stephenson, SW Keckler, J Emer
2017 IEEE International Symposium on Performance Analysis of Systems and …, 2017
712017
Genetic programming applied to compiler heuristic optimization
M Stephenson, UM O’Reilly, MC Martin, S Amarasinghe
European conference on genetic programming, 238-253, 2003
352003
Bitwise: Optimizing bitwidths using data-range propagation
MW Stephenson
Massachusetts Institute of Technology, 2000
282000
SASSIFI: Evaluating Resilience of GPU Applications
SKS Hari, T Tsai, M Stephenson, S Keckler, J Emer
The 11th Workshop on Silicon Errors in Logic - System Effects, 2015
242015
Exploring the design space of SPMD divergence management on data-parallel architectures
Y Lee, V Grover, R Krashinsky, M Stephenson, SW Keckler, K Asanovic
2014 47th Annual IEEE/ACM International Symposium on Microarchitecture, 101-113, 2014
232014
Automating the construction of a complier heuristics using machine learning
MW Stephenson
Massachusetts Institute of Technology, 2006
232006
The power 775 architecture at scale
R Rajamony, MW Stephenson, WE Speight
Proceedings of the 27th international ACM conference on International …, 2013
162013
Using hardware interrupts to drive dynamic binary code recompilation
MW Stephenson, R Rangan
US Patent 8,453,129, 2013
162013
Predication supporting code generation by indicating path associations of symmetrically placed write instructions
R Rangan, MW Stephenson, L Zhang
US Patent 9,262,140, 2016
132016
Energy-efficient failure detection and masking
EN Elnozahy, MW Stephenson
US Patent 8,448,027, 2013
102013
Adapting convergent scheduling using machine-learning
D Puppin, M Stephenson, S Amarasinghe, M Martin, UM O’Reilly
International Workshop on Languages and Compilers for Parallel Computing, 17-31, 2003
10*2003
Automatically exploiting implicit Pipeline Parallelism from multiple dependent kernels for GPUs
G Kim, J Jeong, J Kim, M Stephenson
Proceedings of the 2016 International Conference on Parallel Architectures …, 2016
82016
Predication support in an out-of-order processor by selectively executing ambiguously renamed write operations
R Rangan, MW Stephenson, L Zhang
US Patent 7,886,132, 2011
52011
Techniques for predicated execution in an out-of-order processor
R Rangan, WE Speight, MW Stephenson, L Zhang
US Patent 9,946,550, 2018
42018
El sistema no puede realizar la operación en estos momentos. Inténtalo de nuevo más tarde.
Artículos 1–20